home *** CD-ROM | disk | FTP | other *** search
- Path: comma.rhein.de!yaps!arno
- From: arno@yaps.rhein.de (Arno Eigenwillig)
- Newsgroups: comp.sys.amiga.programmer
- Subject: Purpose of RISCiness (was: FWD: Fate of 68080)
- Message-ID: <9eU-x*Oxf@yaps.rhein.de>
- Date: Sun, 28 Jan 1996 18:38:01 +0100
- References: <4e7rhi$4fo@maureen.teleport.com> <4ealme$8fi@hades.datashopper.dk>
- Organization: Yet Another Private Site in Meckenheim, Germany
- X-Copyright: This article may not be distributed on a CD-ROM
- or in printed form without prior written consent of the author.
- X-Newsreader: Arn V 1.04
-
- In article <4ealme$8fi@hades.datashopper.dk>, Michael Berg writes:
-
- > (For the slower readers -- RISC means Reduced Instruction Set, which in
- > turn means the processor has to execute many more instructions than a CISC
- > architecture to achieve the same thing. I don't recall the typical
- > RISC/CISC factor, but it's certainly more than 2).
-
- Describing it this way neglects the advantages of a RISC architecture:
- Few and uniform opcodes make the CPU simpler, which allows for smaller
- chips, thus higher clock rates (think: heat!) and possibly hard-wired
- CPUs instead of microcode machines. (A microcode processor like any
- 680x0 has a low-level program in it which is directly understood by
- its hardware and interpretes the machine code.)
-
- Furthermore, simple machine instructions make it easier to construct
- parallelized CPUs, because keeping track of dependancies between
- instructions (which is the main problem with such designs, AFAIK) gets
- easier.
-
- I'm sure mlelstv or other general computing experts can shed more
- light on the matter.
-
- -- __
- __/// Arno Eigenwillig /\ <arno@yaps.rhein.de> \/ PGP key available.
- \XX/ V+49-2225-5870 /\ <Arnooo @ #amigager> \/ MIME 8bit welcome.
-